

S/N 10/810,035

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| | | | |
|---------------|--|-------------------|--------------|
| Applicant: | Albert S. Weiner | Examiner: | Thinh Nguyen |
| Serial No.: | 10/810,035 | Group Art Unit: | 2818 |
| Filed: | March 26, 2004 | Docket: | 2800,450US1 |
| Customer No.: | 76287 | Confirmation No.: | 8458 |
| Title: | Non-volatile transistor memory array incorporating read-only elements with single mask set | | |

INFORMATION DISCLOSURE STATEMENT

Mail Stop RCET
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicant respectfully requests that this Information Disclosure Statement be entered and the documents listed on the attached PTO 1449 Form be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicant requests that a copy of the PTO 1449 Form, initialed as being considered by the Examiner, be returned to the Applicant with the next official communication.

Pursuant to 37 C.F.R. § 1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

Pursuant to 37 C.F.R. § 1.98(a)(2), copies of cited U.S. Patents and Published Applications, and Non-Published Applications identifiable by USPTO Serial Number, are no longer required to be provided to the Office. Applicant acknowledges the requirement to submit copies of foreign patent documents and non-patent literature in accordance with 37 C.F.R. § 1.98(a)(2).

INFORMATION DISCLOSURE STATEMENT

Serial Number: 10/810,035

Filing Date: March 26, 2004

Title: Non-volatile transistor memory array incorporating read-only elements with single mask set

Page 2

Dkt: 2800.450US1


The Examiner is invited to contact the Applicant's Representative at the telephone number indicated if there are any questions regarding this communication.

Respectfully submitted,

SCHWEGMAN, LUNDBERG & WOESSNER, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6973

Date 25 November 2009


By


Robert E. Mates
Reg. No. 35,271

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being filed using the USPTO's electronic filing system EFS-Web, and is addressed to: Mail Stop RCE, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on this 25th day of November, 2009.

Nicole Jack

Name


Signature